A boundary-scan logic design method that depends only on level-sensitive scan design (LSSD) principles has been developed for IBM CMOS application-specific integrated circuit (ASIC) products. This technique permits comprehensive testing of LSSD ASlCs with high signal input/output (I/O) pin counts, using relatively inexpensive reduced-pin-count automatic test equipment (ATE). This paper describes the LSSD logic structures required, the reduced-pin-count testing and burn-in processes used, and the ASIC product design decisions that must be made to establish a consistent boundary-scan implementation.
Introduction
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IBM J. RES. DEVELOP. VOL. 34 NO. 213 MARCHIMAY 1990 generally characterized by the inclusion of serially scannable shift register latches (SRLs) at the signal input/ output (I/O) periphery of integrated circuit components (i.e., chips or modules). maintenance interfaces is one VLSI requirement that has been addressed using boundary-scan design methods. These standard interfaces, also known as testability buses, are needed to satisfy the maintenance objectives of systems using boards from several different suppliers. An example of a testability bus design utilizing componentlevel boundary-scan as one of its features has been reported by Avra [ 11. timely fashion. That approach has been hampered by the general lack of adequate simulation models for vendor VLSI catalog components. Even with such models, however, it is still difficult to develop an effective test capable of detecting all likely assembly-related defects (e.g., missing or shorted component pins) when the only permissible test access points are the board functional 1/0 connections.
For those reasons, functional board testing has ordinarily been either preceded or replaced by an incircuit testing step. The in-circuit method requires the tester to have direct physical access to each signal node on the board. This is normally done using a bed-of-nails fixture to contact each node on the unpopulated back side of the board. In-circuit test equipment vendors usually also sell in-circuit test pattern libraries for VLSI catalog components. Those patterns can be combined to produce a test sufficient to verify the board assembly process, thus mitigating the need for simulation models.
However, the increasing use of SMT component packaging represents a significant obstacle to in-circuit testing. Surface-mount technology permits board designs to be much more densely populated with such components than would be possible with comparable pin-in-hole components. SMT allows very close component spacings and facilitates placement of components on both sides of a board. To permit incircuit testing, though, SMT board designs must either sacrifice much of their density leverage (to maintain bedof-nails access), or must require that complex and costly test fixtures be concurrently developed. Boundary-scan design methods offer a third alternative that provides board signal node access but avoids in-circuit-test fixturing requirements [2, 31. These techniques replace the physical access points needed for in-circuit testing with equivalent logical access points (i.e., the boundaryscan latches) corresponding to the signal 1/0 pins of each component. The board testing applications of boundaryscan have led to development of the proposed IEEE standard 1149.1 [4], which is discussed further in the next part of this paper.
Reduction of the cost of logic component testing is a third VLSI requirement that can be addressed using boundary-scan design methods. One early example of a serial-scan design technique being used to assist integrated circuit testing on inexpensive, low-pin-count testers was reported by Zasio in 1983 [5] . Although that particular approach did not appear to completely satisfy all VLSI component testing needs (e.g., 1/0 circuit parametric testing), it did appear promising enough to warrant further evaluation.
An investigation into component testing cost reduction for IBM CMOS application-specific integrated circuit (ASIC) products was begun during the latter half of 1986.
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This work focused on the attributes and testing needs of the high-density CMOS device families under development at that time. Those ASICs were nextgeneration successors to earlier IBM CMOS products [6,7]. The earlier products required that the resulting ASIC component designs comply with the level-sensitive scan design (LSSD) rules [8,9]. LSSD-which is needed to ensure high-quality, race-free, stuck-fault testing-was a requirement of the successor products as well.
Previous methods of LSSD ASIC testing have assumed that the automatic test equipment (ATE) would provide at least as many full-function pin channels as the corresponding device signal 1/0 counts. However, that assumption has unfavorable long-term economic implications, since device ATE costs scale directly with the supplied full-function pin count. For CMOS ASICs with signal 1/0 counts commonly in the 200-500-pin range, the previous methods have required 256-pin or 5 12-pin testers costing several million dollars each. Thus, the goal of this investigation was to define a reduced-cost testing process for ASICs with high signal 1/0 counts, by eliminating the need to use device testers equipped with an equivalent number of full-function pin channels. However, the reduced-cost approach was still required to be as complete and comprehensive as existing methods, and to deliver comparable or superior component quality levels.
LSSD permits all SRL-bounded circuits to be tested using only the subset of component signal 1/0 pins needed to perform LSSD scanning and clocking operations (i.e., the LSSD test-function I/Os). Thus, when SRLs are placed in close logical proximity to all other ASIC signal 1/0 pins (i.e., the data I/Os), it is possible to test virtually the entire component on ATE supplying only sufficient full-function channels to accommodate the LSSD test-function 1/0 pins. Furthermore, if the residual circuits not enclosed by SRLs have suitable complexity limits, comprehensive testing of those external circuits can also be done in a more cost-effective way. Such external circuit testing requires the ATE to provide either 1) a limited set of additional full-function pin channels (to be shared piecewise among the ASIC data 1/0 pins during external testing); or 2) a full set of additional low-cost, reducedfunction pin channels. This boundary-scan-based testing process is called "reduced-pin-count testing." It permits high-pin-count LSSD ASIC components to be efficiently tested on ATE equipped with 64 full-function pin channels [lo].
Reduced-pin-count testing has become an important CMOS ASIC product development objective. However, it must also be carefully implemented in the context of other ASIC and system development considerations. Those considerations include boundary-scan design impacts on system performance and ASIC circuit density, boundary-scan logic usability for other functional or testing tasks, ASIC testing and burn-in cost efficiency factors, and the additional development effort required to provide reduced-pin-count testing support in the ASIC circuit library and the associated computer-aided design (CAD) software.
The following sections of this paper describe the LSSD boundary-scan design rules and the reduced-pin-count testing process in more detail. The corollary reduced-pincount burn-in process is also presented. Finally, the major ASIC product implementation issues are analyzed, focusing on the considerations stated above.
Boundary-scan design principles
The LSSD boundary-scan design method used for IBM CMOS ASICs is somewhat different from the proposed IEEE register reconfiguration for more efficient scanning (using the bypass register); 2) EXTEST-to permit testing of board interconnect wiring (using the boundary-scan register); and 3) SAMPLE-to permit monitoring of signals entering and leaving a component during normal system operation (using the boundary-scan register). The basic 1 149.1 boundary-scan cell design is depicted in Figure 2 . Some variations on this theme are permitted, but all 1 149.1-compatible cell designs must contain a multiplexor and latch combination in order to concurrently support both EXTEST and SAMPLE operation requirements. In EXTEST mode, the boundary-scan latches must be able to control all component output signals and monitor all component input signals. In SAMPLE mode, the boundary-scan latches must be able to simultaneously monitor all component functional input and output signals without impeding system functional signal flow.
indicate that it is primarily intended to facilitate board assembly verification. The EXTEST operation permits simple scan testing of the interconnect wiring between boundary-scan components. This can be done without requiring either in-circuit tester access to all pins on all components (which SMT has made difficult) or a detailed description of each component's internal functional logic (which is generally unavailable for vendor VLSI catalog components). By contrast, the proposed standard does not require any internal system logic testing operation at all. It does recommend that one be provided, however, and defines the rules for optional instructions (RUNBIST and INTEST) to permit internal logic testing either by invoking built-in self-test facilities or by using the boundary-scan register to apply a vendor-supplied scan test. Figure 3 . LSSD boundary-scan makes a formal distinction between pins required to perform specific testing functions and those having no such requirement. Thus, LSSD system clocks, scan clocks, scan gates, and scan data inputs (i.e., the inputs required for LSSD scanning and clocking operations) are categorized as test-function primary inputs (TFPIs). LSSD scan data outputs are categorized as test-function primary outputs (TFPOs), as are any other LSSD clock or control signals that may have to be distributed off-component for functional or testing purposes. All other input and output pins are classified as data primary inputs (data PIS) and data primary outputs (data POs), respectively. On the basis of this terminology, the following LSSD boundary-scan design rules apply:
Rule 1 There must be a TFPI sensitizing condition, consistent with the LSSD scan state and scan sequence, that makes all internal logic signals, and all embedded random-access memory (RAM) or read-only memory (ROM) arrays, Figures 6 and 7 illustrate the further requirement that off-chip driver-enable signals fed by internal system logic must be intercepted by BSRL structures. Those figures also show a second driver-enable input that is controlled by a TFPI. This additional driver-inhibit control is included primarily for board testing. It provides a testfunction input on each component that can be used by the board designer to prevent contention between threestate drivers on multisource board signal nodes during LSSD scanning operations.
Although under the conditions of Rules 1 and 2-might seem rather obvious, but it embodies a fairly subtle point. This rule disallows other incompletely testable multiplexor-SRL structures such as the one shown in Figure 11 . In this figure, a stuck fault at node A cannot be tested under the provisions of either Rule 1 or Rule 2. During the internal testing process, node A cannot be driven to any known value, since it is fed by a data PI. During external logic testing, node A can be controlled to an appropriate value, but the test outcome cannot be observed at the boundary SRL.
architecture that is both simpler and more flexible than the IEEE 1149.1 approach. LSSD boundary-scan does not require that a dedicated test access port be incorporated into each component to support boundary SRL scanning operations. A multiplexor-SRL boundary cell similar to the 1 149.1 cell configuration is permitted, but a simpler approach using SRLs in series with system functional data paths is also supported.
The preceding rules define a boundary-scan Board-level testing support for internal component logic is only an optional feature of the IEEE 1 149. I standard. However, when a board design complies with the LSSD rules, the existence of a structure and method to test the internal component logic is guaranteed. Finally, the two boundary-scan methods are sufficiently similar to permit them to be used in tandem to test the interconnect wiring of a board containing both types of components; however, that discussion goes beyond the scope of this paper.
Reduced-pin-count testing
The LSSD boundary-scan rules provide a basic logical framework for reduced-pin-count component testing. Most, but not all, circuits on LSSD boundary-scan ASICs can be tested using ATE having only a sufficient number of full-function pin channels to manipulate the TFPI and TFPO pins. Such a test, though, is clearly inadequate to ensure shipment of uniformly high-quality components. Component stuck-fault test coverages in excess of 99% are essential to obtain shipped-product defect levels in the range of 1000 parts per million or less [ 141. Thus, it is necessary for the ATE to support comprehensive testing of the external logic circuits as well.
are determined by the complexity of the logic circuits permitted to exist between the data PIS, data POs, and BSRLs. External logic complexity must be limited by ASIC product cell library design and the associated CAD process. These elements can be used to enforce a simple correspondence scheme between the data I/Os and boundary-scan cells similar to that required by FCPA [ 131. This approach effectively allows only the off-chip driver and receiver circuits to be logically external to the boundary-scan cells.
ATE can support limited-complexity external logic testing in two basic ways. One method is to provide an additional limited set of full-function pin channels (in excess of those needed for TFPIs and TFPOs) to be shared among several data I/Os, whose affiliated circuits are then tested serially. However, from the perspective of overall testing cost, that approach can be quite complex. The cost advantages of ATE configured exclusively with a reduced number of full-function pin channels must be carefully balanced against the added fixturing costs and increased testing times (caused by sharing a small number of additional full-function pin channels among a large number of ASIC data 1 / 0 pins) of such an approach.
A second method is to equip the tester with only enough full-function pin channels (e.g., 64) to support LSSD TFPI and TFPO functions, and also with a second full set of low-cost, reduced-function pin channels (e&, 448)"each providing a dedicated but limited capability, adequate only for testing the data 1/0 circuits of boundary-scan components [ 101. This approach results in the ATE-to-ASIC interface shown in Figure 12 . As in conventional full-pin-count testing, there is still a direct correspondence between each ASIC signal 1 / 0 pin and a particular ATE channel. However, reduced-pin-count testing introduces the requirement that all component TFPI and TFPO pins must be mapped only onto fullfunction ATE channels. Data I/Os may be connected to either channel type.
This pin-to-channel mapping is determined by the wiring of the physical interface (e.g., wafer probe card) interposed between the ATE and the device to be tested. Practical manufacturing considerations dictate that a standard fixture be used for all ASIC components of the same product and package type. Thus, the fixture design for each package type establishes a 64-pin ASIC signal 1/0 subset that may be used for TFPI and TFPO functions. This design requirement must also be supported and checked by the ASIC CAD system. The test-pattern generation process for LSSD boundary-scan components produces two distinct sets of test patterns. One set is generated for the internal testing operation (Rule I), and a second set is generated for the external testing operation (Rule 2). As noted previously, the aggregate fault coverage of the two test sets must be greater than 99% to guarantee reasonable product quality objectives.
Internal logic and embedded memory testing
The internal LSSD logic tests can be generated and applied in various ways. To satisfy component quality goals, the conventional approach has been to use a deterministic test-generation algorithm to develop a stored-pattern test set [ 151. This test is then applied using conventional logic ATE, which must contain large amounts of stored-pattern memory for each full-function tester channel.
weighted random-pattern (WRP) method of Waicukauski et al. [ 16, 171 . WRP also uses a deterministic algorithm to ensure comparably high stuck-fault coverage. These tests display superior properties (in comparison to conventional stored-pattern tests) for detection of certain classes of nonmodeled (i.e., nonstuck) faults as well. The WRP method produces approximately 10-50 times more tests than the conventional approach, however, so the tests must be applied using modified ATE. Each fullfunction ATE channel must contain special hardware to generate weighted pseudorandom-pattern inputs and collect product response signatures exactly as done by the WRP test-generation software. The WRP approach is particularly attractive for cost-effective internal logic testing of high-density CMOS ASICs [ 101.
A second approach to internal logic testing is the method requires that a large number of component data PIS and POs be used to apply a large number of stored test patterns. This requirement is fundamentally inconsistent with the ATE cost-reduction objective of reduced-pin-count testing. There are only two possible approaches, therefore, to reduced-pin-count memory testing. If the arrays are small and few in number, it may still be possible to test them economically using stored patterns by means of SRLonly correspondence. The other, more general alternative is to design the arrays to be self-testing [20]. Careful array self-test design can ensure high-quality memory testing while simultaneously avoiding the stored-pattern data volume and test time problems associated with the SRLcorrespondence method. Some basic characteristics of LSSD-compatible array self-test design are subsequently described.
External logic testing LSSD tests for the external logic circuits are also generated using a deterministic algorithm. These tests are used to ensure not only the external logic function, but also the electrical interface specifications of the off-chip driver and receiver circuits. To permit parametric testing of the driver and receiver circuits, the ATE reducedfunction pin channels must be designed either with dedicated parametric measurement units (PMUs) or with shared access to PMUs elsewhere in the test system. These PMUs are used during external test application to verify that receiver switching threshold voltages and driver current capabilities satisfy their electrical specifications.
The external logic tests are applied using the storedpattern approach. Receiver input thresholds are verified indirectly by applying the test pattern PI values using worst-case specified voltage levels (i.e., least positive uplevel and most positive down-level). The test set includes patterns to detect the stuck faults on each PI, so all receiver threshold levels are verified when there are no functional miscompares during testing. Driver electrical characteristics are verified directly by taking appropriate analog measurements (i.e., source, sink, and leakage currents) under specified worst-case load conditions for each PO during external pattern application.
Both the external and internal tests are applied under carefully controlled power supply voltage and current conditions. The specified supply voltage tolerance limits (e.g., +lo% of the nominal value) are used during test application. At appropriate points during testing, power supply current measurements are taken as well. These parametric screening methods have proven to be an effective way to detect and eliminate marginal components that would otherwise cause intermittent system failures.
Another screening method, commonly known as burnin, is also used to eliminate an additional class of marginal components-those that are initially functional even under parametric screening, but would soon fail during normal system use. The next section discusses the impact of boundary-scan design and reduced-pin-count testing constraints on the bum-in process.
Reduced-pin-count burn-in
Burn-in is the generic name for any process that exposes semiconductor products to elevated temperature and supply voltage conditions over an extended time interval (e.g., several hours). Several different burn-in methods can be used, and are usually classified according to their treatment of product 1/0 pins. These methods 1) apply a fixed, constant stimulus to the PIS, 2) apply a variable stimulus to the PIS, or 3) apply a variable stimulus to the PIS and measure the POs for expected fault-free response. The third category, which describes testing (under bumin stress conditions), is called in situ burn-in.
The value of in situ burn-in as a means to ensure highreliability components is well established. Testing during bum-in stress has become a routine aspect of memory component manufacturing. In situ burn-in has been found to reduce early-life RAM failures (i.e., during the first 1000 power-on hours) by as much as a factor of 20 compared with unstressed components [2 11. Because of their limited signal 1/0 pin counts, memory components have been testable using in situ burn-in systems equipped with no more than 64 tester pin channels [22]. Although some use of in situ bum-in for logic products (principally microprocessors) has been reported, these efforts have been hampered by the high tester pin counts required for typical logic components (and by the limited commercial availability of bum-in systems offering more than 64-pin capability). However, in situ bum-in is still needed to ensure logic reliability levels comparable to those of memory components, since the physical fabrication factors that influence reliability are virtually identical for logic and memory implemented with the same semiconductor process technology.
the exposure of latent physical defects that are sensitive to cumulative effects of operating temperature and voltage. One factor that determines the resulting reliability improvement is the percentage of all possible values on component signal nodes that are applied during bum-in. To ensure this factor, in situ burn-in requires that application of signal values be verified by tester measurement of expected component PO responses. These response measurements establish that the PI stimulus values needed for effective stress are actually being applied (i.e., that there has not been a bum-in equipment failure between the tester channels and the component PIS). PO response measurements also permit detection of components that exhibit recoverable fails (i.e., those that would retest as good under ambient temperature and nominal voltage conditions), which have been reported to comprise as much as 20% of the marginally reliable components that can be exposed by in situ burn-in.
In situ burn-in is performed on packaged components (modules), which are plugged into sockets on specially designed burn-in boards. Each board is populated with a collection of identical ASIC modules. These boards are then placed in a burn-in chamber, which provides the necessary temperature and voltage control facilities. During burn-in, a module test sequence is simultaneously applied to the PIS of all modules. Test output response from module POs is monitored for only one module at a time. The test sequence is continuously repeated through the duration of the bum-in, and all modules are monitored in rotation.
LSSD boundary-scan modules designed for reduced pin-count testing can receive a high-quality stress in this in situ bum-in environment. Almost all signal nodes on Bum-in improves component reliability by accelerating such modules can be stress-tested using only the LSSD test-function 1/0 pin subset. For each module type, a standard 64-pin signal 1/0 subset that must include all TFPI and TFPO pins has been established. This information is also used to design standard, reusable burn-in boards for each module type. The corresponding test-function 1/0 pin locations for each module socket are wired in common on the burn-in board-with the exception of one or more fixed locations that must be wired individually, and reserved for driver-inhibit TFPIs. Independent control of driver-inhibit TFPIs is required to permit independent monitoring of the TFPOs on each module. Therefore, driver-inhibit TFPIs must occupy fixed pin positions within defined 64-pin test-function module 1/0 subsets, and the ASIC CAD system must enforce this additional burn-in requirement.
Under these conditions, a high-quality, cost-effective stress test can be provided for high-pin-count LSSD boundary-scan components, using a 64-pin in situ burnin system and standard, reusable burn-in boards. All internal logic and array tests used for reduced-pin-count testing can also be applied during burn-in. A subset of the external logic test can also be used to stress-but not test-all driver circuits, and any receiver circuits connected to bidirectional data I/Os. Only circuits fed exclusively by data PIS cannot be stressed. By applying all internal tests and the external test subset as described, approximately 99% module stress coverage can be achieved.
ASIC product design considerations
The ASIC product development process includes the design of a cell library and a corresponding design automation system (CAD system). Several factors must be considered when integrating support for reduced-pincount testing and burn-in into this process. These include ASIC testing and burn-in efficiency requirements, performance and density impacts of circuits added exclusively for testing, additional ASIC product development complexity, and overall product usability from a system design perspective. The ASIC cell library must contain all circuits needed to support reduced-pincount testing. The CAD system must guarantee that each ASIC design satisfies the LSSD boundary-scan rules and other reduced-pin-count testing requirements. The following discussion focuses first on cell library design issues and then considers CAD system support issues in more detail.
Boundary-scan and 1/0 cell design
The ASIC product development process must determine which of the boundary-scan structures shown in Figures 4-10 will be supported. A decision must be made 350 regarding whether the product will use dedicated, test-
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only BSRLs or will permit BSRLs to be used as functional system latches. A decision must also be made regarding whether the boundary SRLs will be located in the ASIC 1/0 cells or in the internal cell array. Differing product priorities can significantly influence these decisions, and two contrasting cases have been selected to illustrate this point. In the first case, the objectives are to achieve reasonably optimal test and burn-in efficiency, and to incur only modest additional cell library and CAD development costs. In the second case, the primary objective is to permit the maximum degree of system design flexibility that is still consistent with cost-effective reduced-pin-count testing.
The testing efficiency and development cost goals of the first case also indirectly imply that system design concerns have lower priority. Therefore, any performance or area penalties incurred due to boundary-scan will be minimized only to the extent permitted by ASIC product development cost and schedule constraints. An obvious way to achieve these goals is to implement a single standard-boundary SRL structure within the 1/0 cellspreferably using the simple series-latch configuration shown in Figures 4 and 6 . In this case, the BSRLs are intended to be used only for testing, and to be transparent (i.e., flushed through) during normal system operation. Therefore, none of the typical design variations offered for functional SRL cells (extra data ports, clock gating, set/clear, etc.) need to be offered.
As a result, only one extra 1/0 cell design is needed for each driver and receiver circuit type, thus minimizing the number of unique 1/0 cells required. This approach sharply bounds the scope of additional development required to support reduced-pin-count testing, thereby satisfying the cost objective. The efficiency objective for testing and burn-in is satisfied by minimizing the number and complexity of circuits external to the BSRLs. Boundary SRL placement within the 1/0 cells permits circuit design optimization for a minimum number of transistors external to the scan-latch boundary. The performance and density impact of the BSRLs on the 1/0 cells can be reduced using ordinary circuit design techniques. By integrating the latch and 1/0 circuits, the functional path performance impact is limited to the delay of a single extra pass-gate. Circuit-switching performance is tuned for the functional data path, and not for BSRL operation during testing. The area penalty is also reduced, since the physical proximity of the latch and 1/0 circuits eliminates any requirement for intervening buffer stages. flexibility is the most important objective. Therefore, increased ASIC product development costs may be incurred to eliminate arbitrary restrictions on the supported boundary-scan configurations, and to In contrast, the second case assumes that system design minimize performance and circuit area impacts on system design. Marginal reductions in test and burn-in efficiency may also be permitted, although complete reduced-pin-count testing must still be guaranteed. From a system design perspective, it is preferable that the boundary SRLs be usable as functional system latches, or at least for system-level testing. High-performance systems typically require many component 1/0 signals to be functionally latched for timing reasons, thus creating a natural LSSD scan boundary. For 1/0 crossings that feed directly to or from system latches, additional nonfunctional BSRLs constitute unnecessary design overhead.
construct boundary-scan structures personalized to the functional characteristics of each ASIC design by selecting an appropriate BSRL configuration for each I/O. This can best be accomplished by using SRLs in the ASIC internal cell library as boundary SRLs, instead of adding dedicated BSRLs to the 1/0 cells. No area or performance penalty is incurred when the BSRLs are used as functional system latches. Only one BSRL is needed when identical system-logic enabling conditions (e.g., for data or address buses) are used to control more than one component output driver (which also reduces the total number of SRLs that must be scanned during testing operations). A multiplexor-SRL combination circuit, configured as shown in Figures 5 and 7 , is also provided in the ASIC cell library to help minimize boundary-scan design impact on data paths that are not functionally latched.
The system design must not be arbitrarily restricted in its use of LSSD system-clock gating for boundary SRLs, since such gating is generally required both for functional latch applications and for system-level testing. Two ASIC design features are needed to permit reduced-pin-count internal logic testing of system-clock gating for BSRLs fed by data PIS. The first feature is the inversion built into the multiplexor-SRL circuit shown in Figure 5 , in which the BSRL L2-complement output is fed through the multiplexor and back to the BSRL L1 data input. The second feature is a receiver-inhibit TFPI signal that is connected to every data PI receiver cell, thus providing a way to force every data receiver output to a known, constant logic value during internal logic testing. These features permit the basic condition required for testing system-clock gating logic to be established for BSRLs fed by data PIS-placement of one logic value into the SRL by scanning, and placement of the opposite value on the SRL data input.
Therefore, it is desirable to permit system designers to
Embedded memory array design
The ASIC product development process must also determine the design requirements for RAM and ROM IBM J. RES, DEVELOP. VOL. 34 NO. 2/3 MARCHIMAY 1990
arrays to be included in the cell library. Depending on system requirements, some ASIC component designs may have no embedded memory arrays, while others may be dominated by the use of many or large arrays. The need to support a wide range of array usage presents a product development dilemma, as it creates a conflict between two important objectives-low-cost ASIC cell library development and high-quality, cost-effective testing and burn-in.
The low-cost library development objective favors a conventional approach to embedded memory design, and implies that testing must be done using stored patterns and SRL-only correspondence. This method is simplest from a circuit design perspective, but it can result in significant testing cost or quality problems for ASICs populated with large or numerous embedded arrays. These problems are due to the relatively large number of stored patterns needed to test even small memories, and to the large number of LSSD scanning cycles needed to apply them. ATE buffer storage capacity may not be sufficient to contain all patterns required for a highquality test, and a severe test-time penalty is imposed if ATE buffer reloads must be done. This approach invariably results in poorer-quality testing and burn-in, since practical testing cost considerations ultimately limit the number of tests that can be applied.
In contrast, the testing and burn-in efficiency objective clearly points toward support of memory array self-test in the ASIC cell library. The simplest cell design approach is to incorporate self-test circuits into each embedded array library element. For a family of memory designs, a single self-test state machine can be designed as a modular logical and physical unit, and can be "grown" to fit each individual array configuration. This state machine generates algorithmic test patterns for the memory array, compares array outputs with expected values for all read operations, and sets a single SRL fail bit if any data miscompares are detected. The self-test circuits are fully LSSD-compatible, and are themselves tested during internal logic testing. application times and ATE buffer storage requirements while also supporting high-quality testing. Only two LSSD scanning operations are needed, one to initialize the self-test state machine, and the other to observe the fail bits after completion of the tests. The self-test machine performs all testing operations between the two scans, and requires only that a simple, repetitive series of LSSD clock pulses be externally applied. The self-test machine is designed to enter a wait state when all tests have been applied, which permits all memory arrays on an ASIC to be tested in parallel. This technique requires only a minimal amount of ATE data buffer storage for the two LSSD scan operations and the self-test clocking Careful array self-test design can greatly minimize test sequence. The self-test method permits practical use of more comprehensive memory test algorithms, thus contributing to improved component quality. For example, a self-test design has been developed that accesses each memory address 76 times, more than six times the number that would have been done for a comparable stored-pattern array test.
The performance impact of self-test design on functional memory operation can be minimized by proper implementation. The circuit design adds no delay to array read access time as measured from the clock input to data outputs. The set-up time of nonclock array control inputs is increased, but only by the delay of a single pass-gate placed in series with those inputs. The circuit area impact of self-test design on the size of individual memories can vary significantly, ranging from a large increase for small arrays (e.g., 20-25% for a 32 X 16 RAM), to a small increase for large arrays (e.g., 1-2% for an 8K x 18 RAM). However, small RAMS can also be implemented as scannable LSSD register arrays (which are tested as logic elements) to avoid excessive area penalties. Consequently, the total impact of array self-test design on CMOS ASIC area is relatively small (less than 5%), even if numerous arrays are used.
CAD system support
The chief new requirement placed on the existing CAD system is to guarantee that each ASIC design satisfies reduced-pin-count testing constraints. This is done primarily by using physical design system features to guarantee restricted placement of designated test-function 1/0 cells, and to guarantee a correct boundary-scan structure for all data I/O cells.
The use of standard testing and burn-in fixtures for all ASICs of the same type requires definition of a standard set of 64 1/0 pin locations for placement of TFPIs and TFPOs. The CAD system has rules that establish the legal placement locations for each library cell. The system uses these rules to perform cell placement, and later to check the design for compliance. These rules specify the standard 64-pin location set as the only permissible locations for library 1/0 cells designated for test-function I/O use.
For flexible boundary-scan implementations, the ASIC designer must specify the connections between BSRL cells and data 1/0 cells, consistent with the LSSD boundaryscan design rules. The CAD system must ultimately guarantee that this has been done properly. Special attributes (pin types) are associated with the pins of ASIC library cells, to allow or disallow connections to other pins. Here, specific pin types are associated with the data input and output pins of SRL cells (including multiplexorSRLs) designated for BSRL use, and with pins of data I. Each output pin of a data-receiver cell must be directly connected to one and only one data-input pin of an SRL or multiplexor-SRL cell. Some SRL cells may have more than one data-input pin and may be fed by more than one data-receiver cell. 2. Each data or system-enable input pin of a data-driver cell must be directly connected to one and only one data-output pin of an SRL or multiplexor-SRL cell. An SRL cell may feed more than one data-driver cell.
The CAD system checks the logic design for compliance with these rules, thereby preventing other cells from being connected between the 1/0 cells and the boundary SRL cells. ASIC cell library characteristics also constrain the complexity of features supported by the stated rules. In general, the amount of combinational logic contained within data 1/0 and SRL cells determines the amount of logic that must be tested during the external logic test. A second CAD system requirement arises from the need to modify arbitrary connections between 1/0 cells during the physical design process. One example of such connections occurs for boundary-scan implementations using BSRLs located inside the 1/0 cells. In this case, the ASIC logic description must initially contain a logically correct, but functionally arbitrary, specification for LSSD clock and scan path connections between the 1/0 cells. Other examples include connections of the driver-inhibit lines used for board testing and module burn-in, and the receiver-inhibit line used for testing of BSRL clock-gating logic. These connections are also specified in a correct but arbitrary fashion prior to physical design.
As originally specified, these connections are generally incompatible with the preferred functional placement of the 1/0 cells, and may be completely unwirable for typical physically contiguous 1/0 socket arrangements. Therefore, the connections must be ignored during 1/0 cell placement, updated to reflect the actual physical ordering of the I/O, and then wired. The CAD system identifies these special connections using pin types, thereby avoiding any need for sophisticated path tracing. The pin-type information is used, in conjunction with a rule'that describes the physical 1/0 socket ordering, to rebuild the affected portion of the ASIC logic specification. This permits automatic optimization of functionally arbitrary testing features without requiring system designer intervention in the ASIC physical design process.
Conclusions
A boundary-scan logic design method has been developed based on the uniform application of LSSD principles. This technique is an extension of the FCPA method of DasGupta et al. [ 131. For LSSD ASICs, this boundaryscan method is simpler to use than the IEEE 1 149.1 boundary-scan architecture, and it is also equally effective for purposes of board-level interconnect testing.
reduced-cost ASIC component testing process known as reduced-pin-count testing. The ASIC cell library design and CAD support must include appropriate provisions to ensure that all ASIC designs adhere to a rigorous boundary-scan implementation and satisfy all other specific reduced-pin-count testing and burn-in requirements. LSSD ASIC products can be developed using several different boundary-scan and reduced-pincount testing support strategies. These approaches are characterized by differing ASIC cell library design and CAD support requirements, primarily for 1/0 circuits and embedded memory arrays. Selection of an appropriate strategy must be guided by conscious prioritization of the critical design and manufacturing objectives for each ASIC product family.
LSSD boundary-scan design is used to support a 
